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Abstract: A proposed core memory is described that has sequential 
access to 256 registers (word storage locations), can 
read out a new word every 3 microsecond and has word length 
of 58 bits. A read-rewrite cycle for a given storage 
location requires 6 microseconds; the rewrite (or write), 
is accomplished during the 3 microsecond period that the 
next storage location is being read. Direct storage-
location selection provides a 3-to-l selection ratio. 
Small, low-coercive-force cores are used (0.0^7 in. O.D., 
F398, DCL-5-19S-1). Since currents required are small, 
transistors can be used instead of tubes. 
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Introduction 
A core memory using register selection a J:l write-has been described. 
The unusual feature of the memory to be described here is that in add-
ition to register selection and 3*1 write, reading is done in any one 
register while writing is done in the register in which reading has just 
been completed. Two cores per bit are used to present a more constant 
load to the memory drivers and to give a better read signal (a "one" 
always appears as one polarity output pulse while a "zero" always has the 
opposite polarity). 
Principle of Operation 
Figure 1 shows 4 registers (word storage locations) and 2 digits 
(places) of the memory. The selection drive lines have 3-̂ isec unipolarity 
current pulses applied in a sequential manner. Figure 2 shows the 
selection current waveforms (idealized as to rise and fall times) in 
selection windings "i-2" through "i+1". Figure 1 shows how the full 
selection current in selection line "i" goes through all the cores of 
register nk", while a fraction of it (determined by the values of Rj, 
R̂ j, and the core back voltages) goes through cores in register "k-1" 
in the opposite direction. Figure 3 shows the net (idealized) currents 
in registers "k-2" through "k+1" caused by the selection currents "1-2" 
through "1+2". 
A current of unity will switch one of these cores in 2 jisec with a 
small output voltage, while a current of 8/3 will switch a core in less 
than -§• ̂ isec (with a much larger output voltage). "Digit drive" in Figure 
k shows a typical digit pattern of write information i.e., a time sequence 
of bits written into the particular place, of 00011. This current is added 
to the net selection currents in the "B" cores and subtracted from the 
net selection currents in the "A" cores in accordance with Figure 1. 
Figure 4 shows the resultant net current for each core in the core pairs 
"k-2" through "k+1". In register "k", reading is being done during time 
interval "C" (both "A^" and "B^" have the large read current, and are 
left in the cleared state. Writing is done during "D", the next time 
interval, when core "A^" has a current of -l/3 *nc* "Bfc" has a current of 
-1. Since a current of unity will switch a core and a current of l/3 
will not, core "B^" gets switched to the "set" state during "D" and "A^" 
is left cleared. Only one core of any pair will be switched during writing, 
so that only one core of any pair can be switched during reading. If an 
"A" core is switched during reading a negative pulse appears at the 
sense amplifier input, and if a "B" core is switched during reading a 
positive pulse appears at the sense amplifier. Figure 4 shows that 
registers "k-2" and "k-1" are having "zeros" written in them ("A" cores 
are being set) while registers "k" and "k-1" are having "ones" written 
("B" cores are set). 
"A Linear Selection Magnetic Memory Using an Anti-Coincident Current 
Switch", by K. H. Olsen, M-2110. 
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Figure 5 shows switching time and output voltage vs ampere-turns for 
a core of the type that is proposed for this use. The body is 
DCL-5-19S-1, and the size is F398 (0.02? in. I.D., 0.047 in. O.D.) 
From these data, a current of "unity" would be made 110 ma; the selection 
current would be 8/3 times this or 296 ma and the digit current 1/3 times 
110 or 36.7 ma. The net read current would be 7/3.or 9/3 times 110, or 
256 or 330 ma. Figure 5 shows the output voltages for these currents 
to be 85 and 150 mv, and the switching times to be 0.55 and 0.4 usee. 
The output voltage for a core being written into with a unity current 
(110 ma) would be 15 mv, and the switching time 2^isec. 
The above data were used in Figure 6, which shows the contribution 
to the sense amplifier input from each core. Figure 7 shows the total 
digit winding output. In these figures the solid lines represent the 
waveform that would be generated if "ones" were being read out, while 
the dotted lines represent the waveform if "zeros" were being read. 
This net waveform clearly shows that "zeros" are being written during 
intervals "A", "B", and "C" and that "ones" are being written during 
intervals "D" and "E". A study of the figures will show how the two 
amplitudes of read pulses are caused by the addition (or subtraction) 
of the digit and selection currents and voltages. 
Notice that the information read out of register "k" occurs during 
the first half microsecond of time interval "C". During the remaining 
2.5/isec of this interval any computation necessary may be done on this 
information. At the beginning of time interval "D" the information to 
be written in register "k" is fed to the memory input register (MIR) 
and the new word is read in to register "k" during the following time 
interval, "D". During the first half microsecond of any time interval 
the voltage input to the sense amplifier has a polarity dependent only 
the information being read out, simplifying the sense amplifier problem. 
The digit current may be left on continously; that is, each digit driver 
is direct coupled to its corresponding flip flop in the MIR. 
Register Selection Switch 
Figure 8 shows a method of selecting the 256 loads (selection drive 
lines) that requires only 32 high-power transistors, and 256 diodes capable 
of handling the selection current. Diodes are available to handle 
currents of 296 ma, but such diodes in general do not have good reverse-
recovery times. A study of Figure 8 will show that no diode in the 
same row or column as the selected diode has back voltage applied. 
Therefore, it is possible to arrange the sequencing of the "u" and "v" 
input lines so that no diode lias back voltage applied to it during the 
3 ,usec interval following the interval during which it conducts. All 
that is necessary to accomplish this is to insure that the "u" and "v" 
addresses do not change at the same time. Figure 8 shows an acceptable 
order of selectiong diodes (and loads) which satisfies this requirement 
(the loads are to be selected in the order in which they are numbered), 
and Figure 9 shows how this is accomplished. It is assumed that the 
memory address register is connected as a binary counter. Addresses 
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"u0" and "U]e" are interchanged when FF3 containes a "one", and are not 
interchanged when FF3 contains a " z e r o " . The r e g i s t e r must be connected 
as a conventional counter s ince t h e address i s con ta in s i s t o be used 
i n o the r places i n t h e computer for which t h i s memory was conceived. 
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